Results-driven Design Verification Engineer with hands-on experience in System Verilog, UVM, RTL concepts, and SoC verification methodologies. Trained in industry-standard verification flows with a strong foundation in digital electronics, debugging, constrained random testing, coverage analysis, and functional verification. Brings 2.5 years of professional engineering exposure, disciplined execution mindset, and strong problem-solving ability to deliver reliable silicon quality.
